

DESIGN OF PHASE COMPENSATION CIRCUITS FOR MULTISTAGE OP-AMP

Rishi Singhal¹

S P Singh²

Dr V K Pandey³

Abstract

The technique of compensation is used to provide stability to rather unstable systems, which become so due to obvious use of the closed loop feedback. The capacitor in feedback path that decreases the flow of current through main feed forward path at various frequencies, causes the path of low reactance in feedback loop. This effect introduces the phase error within the circuit. In this paper compensation strategy has been simulated to overcome this effect. Simulation result shows an improvement upto 35 degrees.

¹Department of Electronics & Communication Engineering Noida Institute of Engineering & Technology, Gr. Noida .

²Department of Electronics & Communication Engineering Noida Institute of Engineering & Technology, Gr. Noida


³Department of Electronics & Communication Engineering Noida Institute of Engineering & Technology, Gr. Noida

Introduction

The general configuration that is used for the application of the op-amp is closed loop. It is to use the relatively high, inaccurate forward gain with feedback for achieving a highly accurate transfer function which is in turn the function of feedback elements only. The figure below depicts the negative feedback configuration. The amplifier gain is the open loop, differential voltage gain denoted by $A(s)$. The transfer function for the feedback is $F(s)$. The system loop gain is given by

$$\text{Loop Gain, } L(s) = -A(s)F(s)$$

The utmost requirement here is that the signal fed back to the input of the op-amp be of such amplitude and phase that it does not keep regenerating itself around the loop. The equation for this requirement is as below:-



$$|A(j\omega_0')F(j\omega_0')| = |L(j\omega_0')| < 1$$


here ω_0' is defined as, $\text{Arg}[-A(j\omega_0')F(j\omega_0')] = 0^\circ$

If the above condition is met, then the feedback system is stable i.e. sustained oscillation cannot occur. The requirement for stability is that the $|A(j\omega)F(j\omega)|$ curve crosses the 0 dB point before the $\text{Arg}[-A(j\omega)F(j\omega)]$ reaches 0° . A measure of stability is given by the value of the phase when $|A(j\omega)F(j\omega)|$ is unity, 0 dB. This measure is called the phase margin and is described by the following relationship:

$$\text{Phase Margin, } \phi M = \text{Arg}[-A(j\omega_{(0 \text{ dB})}) F(j\omega_{(0 \text{ dB})})] = \text{Arg}[L(j\omega_{(0 \text{ dB})})]$$

Compensation technique used

The compensation technique is employed in the multistage (two and three stage) op-amp here. Let g_{m1} , g_{mII} and g_{mIII} be the respective transconductances of two stage and three stage op-amps here. This technique is applied by connecting a capacitor from the output to the input of the second transconductance stage. The resulting small signal model for the two stage case is depicted in the figure below:-



Two results are evident from adding the compensation capacitor C_C . First, the effective capacitance shunting R_I is increased by the additive amount of approximately $g_{mII}R_I C_C$. This moves pole p_1 closer to the origin of complex frequency plane by a significant amount. Second, pole p_2 is moved away from the origin of the complex frequency plane, resulting from the negative feedback reducing the output resistance of the second stage. The two compensated poles are given as below:-

$$p_1 \cong \frac{(-1)}{g_{mI} R_I R_{II} C_C}$$

and

$$P_2 \cong \frac{-g_{mII} C_C}{C_I C_{II} + C_I C_C + C_C C_{II}}$$

In case, if C_{II} is much greater than C_I and if C_C is greater than C_I , then above equation becomes as below:-

$$P_2 \cong \frac{-g_{mII}}{C_{II}}$$

It is to be noted here that a zero occurs on the positive real axis of the complex frequency plane and is due to the feedforward path through C_C . The right half plane zero is located at:

$$Z_1 = \frac{g_{mII}}{C_C}$$

The figure below shows the two stage and three stage CMOS op-amps with the compensation. The next section includes the simulations and the results.

Simulation and Results




Fig.3 Two stage CMOS op-amp




Fig.4 Three stage CMOS op-amp

If the above condition is met, then the feedback system is stable i.e. sustained oscillation cannot occur. The requirement for stability is that the $|A(j\omega)F(j\omega)|$ curve crosses the 0 dB point before the $\text{Arg}[-A(j\omega)F(j\omega)]$ reaches 0° . A measure of stability is given by the value of the phase when $|A(j\omega)F(j\omega)|$ is unity, 0 dB. This measure is called the phase margin and is described by the following relationship:

$$\text{Phase Margin, } \phi M = \text{Arg}[-A(j\omega_{(0 \text{ dB})}) F(j\omega_{(0 \text{ dB})})] = \text{Arg}[L(j\omega_{(0 \text{ dB})})]$$

Compensation technique used

The compensation technique is employed in the multistage (two and three stage) op-amp here. Let g_{mI} , g_{mII} and g_{mIII} be the respective transconductances of two stage and three stage op-amps here. This technique is applied by connecting a capacitor from the output to the input of the second transconductance stage. The resulting small signal model for the two stage case is depicted in the figure below:-




Fig.2

Two results are evident from adding the compensation capacitor C_C . First, the effective capacitance shunting R_I is increased by the additive amount of approximately $g_{mII}R_{II}C_C$. This moves pole p_1 closer to the origin of complex frequency plane by a significant amount. Second, pole p_2 is moved away from the origin of the complex frequency plane, resulting from the negative feedback reducing the output resistance of the second stage. The two compensated poles are given as below:-

$$p_1 \cong \frac{(-1)}{g_{mII} R_I R_{II} C_C}$$

and

$$P_2 \cong \frac{-g_{mII} C_C}{C_I C_{II} + C_I C_C + C_C C_{II}}$$

In case, if C_{II} is much greater than C_I and if C_C is greater than C_{II} , then above equation becomes as below:-

$$P_2 \cong \frac{-g_{mII}}{C_{II}}$$

It is to be noted here that a zero occurs on the positive real axis of the complex frequency plane and is due to the feedforward path through C_C . The right half plane zero is located at:

$$Z_1 = \frac{g_{mII}}{C_C}$$

The figure below shows the two stage and three stage CMOS op-amps with the compensation. The next section includes the simulations and the results.

Simulation and Results




Fig.3 Two stage CMOS op-amp




Fig.4 Three stage CMOS op-amp




Fig.5 Simulation result for two stage op-amp

The fig.5 shows the simulation result for circuit shown in fig.3. The phase margin is 50° , which is in the stability criteria.




Fig.6 Simulation result for three stage op-amp

The fig.6 shows the simulation result for circuit shown in fig.4. The phase margin is 60° , improved and within the stability criteria.

Conclusion

The simulation results above show that the

phase error has been reduced upto the required range. The phase margin is seen to be within the range of $45^\circ - 60^\circ$ which is the desired criteria for circuit stability. However, the reduction in phase margin causes decrease in the bandwidth of the circuit. This could be the future improvement aspect of the paper. □ □

REFERENCES

- 1 P. Allen and D. Holberg, CMOS Analog Circuit Design, second edition, Oxford University Press.
- 2 D.K.Mishra & U.B.S.Chandrawat. "Fast settling opamp with low power consumption". Inter.J.Elect., Taylor & Francis.94.pp.683-698, 2007.
- 3 D.K.Mishra & U.B.S.Chandrawat. "Design procedure for two stage CMOS opamp with optimum balancing of speed power & noise". Inter.J.Elect, Taylor&Francis. Vol.00, No.0 month 2009, 1- 15.
- 4 G. Palmisano and G. Palumbo, "An optimized compensation strategy for two stage CMOS OP AMPS," *IEEE Trans. Circuits Syst. I*, vol. 42, pp. 178-182, Mar. 1995.
- 5 R. Eschauzier and J. Huijsing, *Frequency Compensation Techniques for Low-Power Operational Amplifiers*. Norwell, MA: Kluwer, 1995.
- 6 R. Eschauzier and J. Huijsing, "A 100-MHz 100-dB operational amplifier with multipath nested miller compensation," *IEEE J. Solid-State Circuits*, vol. 27, pp. 1709-1716, Dec. 1992.

□ □ □